Skip to content

Latest commit

 

History

History
11 lines (10 loc) · 277 Bytes

README.md

File metadata and controls

11 lines (10 loc) · 277 Bytes

verilog-hdl

This repo contains Verilog codes that implement:

  1. D flip flop
  2. Braun multiplier
  3. Ripple carry adder
  4. Look ahead carry adder
  5. BCD adder
  6. Up down counter
  7. Accumulator
  8. Finite state machine to detect two consecutive ones or zeroes