SublimeText · Oct 9, 2024
diff --git a/Diff for: ‎icons/icons.json
+26-19 b/Diff for: ‎icons/icons.json
+26-19
diff --git a/Diff for: ‎icons/multi/file_type_systemverilog.png
496 Bytes b/Diff for: ‎icons/multi/file_type_systemverilog.png
496 Bytes
diff --git a/Diff for: ‎icons/multi/file_type_systemverilog@2x.png
1 KB b/Diff for: ‎icons/multi/file_type_systemverilog@2x.png
1 KB
diff --git a/Diff for: ‎icons/multi/file_type_systemverilog@3x.png
1.53 KB b/Diff for: ‎icons/multi/file_type_systemverilog@3x.png
1.53 KB
diff --git a/Diff for: ‎icons/multi/file_type_verilog.png
444 Bytes b/Diff for: ‎icons/multi/file_type_verilog.png
444 Bytes
diff --git a/Diff for: ‎icons/multi/file_type_verilog@2x.png
747 Bytes b/Diff for: ‎icons/multi/file_type_verilog@2x.png
747 Bytes
diff --git a/Diff for: ‎icons/multi/file_type_verilog@3x.png
1.13 KB b/Diff for: ‎icons/multi/file_type_verilog@3x.png
1.13 KB
diff --git a/Diff for: ‎icons/single/file_type_systemverilog.png
361 Bytes b/Diff for: ‎icons/single/file_type_systemverilog.png
361 Bytes
diff --git a/Diff for: ‎icons/single/file_type_systemverilog@2x.png
770 Bytes b/Diff for: ‎icons/single/file_type_systemverilog@2x.png
770 Bytes
diff --git a/Diff for: ‎icons/single/file_type_systemverilog@3x.png
1.19 KB b/Diff for: ‎icons/single/file_type_systemverilog@3x.png
1.19 KB
diff --git a/Diff for: ‎icons/single/file_type_verilog.png
335 Bytes b/Diff for: ‎icons/single/file_type_verilog.png
335 Bytes
diff --git a/Diff for: ‎icons/single/file_type_verilog@2x.png
569 Bytes b/Diff for: ‎icons/single/file_type_verilog@2x.png
569 Bytes
diff --git a/Diff for: ‎icons/single/file_type_verilog@3x.png
892 Bytes b/Diff for: ‎icons/single/file_type_verilog@3x.png
892 Bytes
diff --git a/Diff for: ‎icons/svg/file_type_systemverilog.svg
+3 b/Diff for: ‎icons/svg/file_type_systemverilog.svg
+3
diff --git a/Diff for: ‎icons/svg/file_type_verilog.svg
+3 b/Diff for: ‎icons/svg/file_type_verilog.svg
+3
diff --git a/Diff for: ‎preferences/file_type_systemverilog.tmPreferences
+12 b/Diff for: ‎preferences/file_type_systemverilog.tmPreferences
+12
diff --git a/Diff for: ‎preferences/file_type_verilog.tmPreferences
+12 b/Diff for: ‎preferences/file_type_verilog.tmPreferences
+12
diff --git a/Diff for: ‎preferences/file_type_vhdl.tmPreferences
+1-1 b/Diff for: ‎preferences/file_type_vhdl.tmPreferences
+1-1
diff --git a/Diff for: ‎tests/file_type_v.v renamed to ‎tests/file_type_systemverilog.sv b/Diff for: ‎tests/file_type_v.v renamed to ‎tests/file_type_systemverilog.sv
diff --git a/Diff for: ‎tests/file_type_vhdl.sv renamed to ‎tests/file_type_systemverilog.svh b/Diff for: ‎tests/file_type_vhdl.sv renamed to ‎tests/file_type_systemverilog.svh
diff --git a/Diff for: ‎tests/file_type_vhdl.svh renamed to ‎tests/file_type_systemverilog.vh b/Diff for: ‎tests/file_type_vhdl.svh renamed to ‎tests/file_type_systemverilog.vh
diff --git a/Diff for: ‎tests/file_type_vhdl.v renamed to ‎tests/file_type_verilog.v b/Diff for: ‎tests/file_type_vhdl.v renamed to ‎tests/file_type_verilog.v
diff --git a/Diff for: ‎tests/file_type_vhdl.vh b/Diff for: ‎tests/file_type_vhdl.vh
@@ -3198,6 +3198,20 @@
 			}
 		]
 	},
+	"file_type_systemverilog": {
+		"color": "blue",
+		"syntaxes": [
+			{
+				"extensions": [
+					"sv",
+					"svh",
+					"vh"
+				],
+				"name": "Plain Text (SystemVerilog)",
+				"scope": "source.systemverilog"
+			}
+		]
+	},
 	"file_type_taskfile": {
 		"aliases": [
 			{
@@ -3554,7 +3568,6 @@
 		"syntaxes": [
 			{
 				"extensions": [
-					"v",
 					"vlang"
 				],
 				"name": "Plain Text (V)",
@@ -3622,6 +3635,18 @@
 		],
 		"color": "sky"
 	},
+	"file_type_verilog": {
+		"color": "blue",
+		"syntaxes": [
+			{
+				"extensions": [
+					"v"
+				],
+				"name": "Plain Text (Verilog)",
+				"scope": "source.verilog"
+			}
+		]
+	},
 	"file_type_vhdl": {
 		"color": "blue",
 		"syntaxes": [
@@ -3634,24 +3659,6 @@
 				],
 				"name": "Plain Text (VHDL)",
 				"scope": "source.vhdl"
-			},
-			{
-				"extensions": [
-					"sv",
-					"v",
-					"svh",
-					"vh"
-				],
-				"name": "Plain Text (SystemVerilog)",
-				"scope": "source.systemverilog"
-			},
-			{
-				"extensions": [
-					"v",
-					"V"
-				],
-				"name": "Plain Text (Verilog)",
-				"scope": "source.verilog"
 			}
 		]
 	},
 
@@ -0,0 +1,12 @@
+<?xml version="1.0" encoding="UTF-8"?>
+<plist version="1.0">
+	<dict>
+		<key>scope</key>
+		<string>source.systemverilog</string>
+		<key>settings</key>
+		<dict>
+			<key>icon</key>
+			<string>file_type_systemverilog</string>
+		</dict>
+	</dict>
+</plist>
@@ -0,0 +1,12 @@
+<?xml version="1.0" encoding="UTF-8"?>
+<plist version="1.0">
+	<dict>
+		<key>scope</key>
+		<string>source.verilog</string>
+		<key>settings</key>
+		<dict>
+			<key>icon</key>
+			<string>file_type_verilog</string>
+		</dict>
+	</dict>
+</plist>
@@ -2,7 +2,7 @@
 <plist version="1.0">
 	<dict>
 		<key>scope</key>
-		<string>source.systemverilog, source.verilog, source.vhdl</string>
+		<string>source.vhdl</string>
 		<key>settings</key>
 		<dict>
 			<key>icon</key>