@@ -152,45 +152,21 @@ void ETHClass::setTaskStackSize(size_t size) {
152
152
#if CONFIG_IDF_TARGET_ESP32
153
153
#define ETH_EMAC_DEFAULT_CONFIG () ETH_ESP32_EMAC_DEFAULT_CONFIG()
154
154
#elif CONFIG_IDF_TARGET_ESP32P4
155
- #define ETH_EMAC_DEFAULT_CONFIG () \
156
- { \
157
- .smi_gpio = \
158
- { \
159
- .mdc_num = 31 , \
160
- .mdio_num = 52 \
161
- }, \
162
- .interface = EMAC_DATA_INTERFACE_RMII, \
163
- .clock_config = \
164
- { \
165
- .rmii = \
166
- { \
167
- .clock_mode = EMAC_CLK_EXT_IN, \
168
- .clock_gpio = (emac_rmii_clock_gpio_t ) ETH_RMII_CLK \
169
- } \
170
- }, \
171
- .dma_burst_len = ETH_DMA_BURST_LEN_32, \
172
- .intr_priority = 0 , \
173
- .emac_dataif_gpio = \
174
- { \
175
- .rmii = \
176
- { \
177
- .tx_en_num = ETH_RMII_TX_EN, \
178
- .txd0_num = ETH_RMII_TX0, \
179
- .txd1_num = ETH_RMII_TX1, \
180
- .crs_dv_num = ETH_RMII_CRS_DV, \
181
- .rxd0_num = ETH_RMII_RX0, \
182
- .rxd1_num = ETH_RMII_RX1_EN \
183
- } \
184
- }, \
185
- .clock_config_out_in = \
186
- { \
187
- .rmii = \
188
- { \
189
- .clock_mode = EMAC_CLK_EXT_IN, \
190
- .clock_gpio = (emac_rmii_clock_gpio_t ) -1 \
191
- } \
192
- }, \
193
- }
155
+ #define ETH_EMAC_DEFAULT_CONFIG () \
156
+ { \
157
+ .smi_gpio = {.mdc_num = 31 , .mdio_num = 52 }, .interface = EMAC_DATA_INTERFACE_RMII, \
158
+ .clock_config = {.rmii = {.clock_mode = EMAC_CLK_EXT_IN, .clock_gpio = (emac_rmii_clock_gpio_t )ETH_RMII_CLK}}, .dma_burst_len = ETH_DMA_BURST_LEN_32, \
159
+ .intr_priority = 0 , \
160
+ .emac_dataif_gpio = \
161
+ {.rmii = \
162
+ {.tx_en_num = ETH_RMII_TX_EN, \
163
+ .txd0_num = ETH_RMII_TX0, \
164
+ .txd1_num = ETH_RMII_TX1, \
165
+ .crs_dv_num = ETH_RMII_CRS_DV, \
166
+ .rxd0_num = ETH_RMII_RX0, \
167
+ .rxd1_num = ETH_RMII_RX1_EN}}, \
168
+ .clock_config_out_in = {.rmii = {.clock_mode = EMAC_CLK_EXT_IN, .clock_gpio = (emac_rmii_clock_gpio_t ) - 1 }}, \
169
+ }
194
170
#endif
195
171
196
172
bool ETHClass::begin (eth_phy_type_t type, int32_t phy_addr, int mdc, int mdio, int power, eth_clock_mode_t clock_mode) {
0 commit comments