We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Would be great if 6g had POPCNTQ/L/W and TZCNTQ/L/W instructions added. Real world usage: bits-and-blooms/bitset#19
The text was updated successfully, but these errors were encountered:
Comment 1 by rayneolivetti:
Duplicate of #4816? With TZCNT, do you mean LZCNT?
Sorry, something went wrong.
Comment 2:
Oops, sorry about the duplicate! I do mean TZCNT (trailing zero count), but LZCNT would be useful too. http://software.intel.com/sites/products/documentation/doclib/iss/2013/compiler/cpp-lin/GUID-E6E297BB-E575-4525-AE1C-DFD7D5B662F5.htm Probably not the best place to discuss, but CPUID support in the runtime for ARM,x86 and AMD64 would be great too... Seems like every assembly routine rewrites their own version of it!
Comment 3:
Status changed to Duplicate.
Merged into issue #4816.
No branches or pull requests
The text was updated successfully, but these errors were encountered: