LLVM 12 regression (GlobalISel): AArch64 backend generates incorrect code for ashr <i8 x 16> #84028
Labels
A-LLVM
Area: Code generation parts specific to LLVM. Both correctness bugs and optimization-related issues.
A-SIMD
Area: SIMD (Single Instruction Multiple Data)
C-bug
Category: This is a bug.
I-unsound
Issue: A soundness hole (worst kind of bug), see: https://en.wikipedia.org/wiki/Soundness
O-Arm
Target: 32-bit Arm processors (armv6, armv7, thumb...), including 64-bit Arm in AArch32 state
This is causing test failures in
stdarch
(rust-lang/stdarch#1111).Upstream LLVM bug: https://bugs.llvm.org/show_bug.cgi?id=49904
The text was updated successfully, but these errors were encountered: